

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P. D. Box 1450
Alexandria, Virginia 22313-1450
www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/081,915	02/22/2002	Fernando Gonzalez	MCRO:1254/FLE 94-0281.0	4617
7590 04/07/2004			EXAMI	INER
Michael G. Fletcher			PERALTA, GINETTE	
Fletcher, Yoder	r & Van Someren			
P.O. Box 6922	89	ART UNIT	PAPER NUMBER	
Houston, TX	77269-2289	2814		
		DATE MAILED: 04/07/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

\$W	du	/
-----	----	---

	Application No.	Applicant(s)				
	10/081,915	GONZALEZ ET AL.				
Office Action Summary	Examiner	Art Unit				
	Ginette Peralta	2814				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 11 D	1) Responsive to communication(s) filed on <u>11 December 2003</u> .					
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4)  Claim(s) 18-60 is/are pending in the application. 4a) Of the above claim(s) 18,21-34,37-39 and 50-52 is/are withdrawn from consideration.  5)  Claim(s) is/are allowed.  6)  Claim(s) 19,20,35,36,40-49 and 53-60 is/are rejected.  7)  Claim(s) is/are objected to.  8)  Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examine	ır.					
10) The drawing(s) filed on is/are: a) acc	epted or b) $\square$ objected to by the E	Examiner.				
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)  1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</li> <li>Paper No(s)/Mail Date</li> </ul>	Paper No(s)/Mail Da					

1

Application/Control Number: 10/081,915

Art Unit: 2814

#### **DETAILED ACTION**

### Election/Restrictions

1. Applicant's election without traverse of claims 19, 20, 35, 36, 40-49, and 53-60 in Paper No. 7 is acknowledged.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claim 19, 35, 36, and 40-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ikeda et al. (U. S. Pat. 5,731,219) in view of Brickman et al. (U. S. Pat. 3,721,838).

Ikeda et al. discloses in figs. 9, and 26-32, a method for making a memory device that comprises providing a substrate having a first conductive line 13 therein; forming a plurality of memory cells; forming a second conductive line 29, the second conductive line 29 in electrical communication with one of the memory cells; and creating a third conductive line 33 in electrical communication with the first conductive line and the plurality of memory cells, wherein the third conductive line 33 is created for the well

Art Unit: 2814

known and disclosed intended purpose of connecting the memory cells to other areas of the circuit.

Ikeda et al. discloses the claimed invention with the exception of forming the memory cells comprising an element programmable to multiple states of resistance.

Brickman et al. discloses a method for making a memory device that comprises providing a substrate having a first conductive line therein; forming a plurality of memory cells, each memory cell comprising an element programmable to multiple states of resistance, wherein the memory cell comprising an element programmable to multiple states of resistance is formed for the disclosed intended purpose of being used in different states by electrically altering the element when another element of the memory cell array is disabled or deactivated.

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the memory cell comprising an element programmable to multiple states of resistance is formed for the disclosed intended purpose of being used in different states by electrically altering the element when another element of the memory cell array is disabled or deactivated as shown by Brickman et al. in the invention of Ikeda et al..

Ikeda et al. further discloses forming a plurality of contacts between the first conductive line 13 and the third conductive line 33, a respective one of the plurality of contacts being formed between respective pairs of memory cells, and forming each contact from a doped semiconductive region of the substrate.

Art Unit: 2814

Ikeda et al. further discloses forming a first titanium silicide layer over the first conductive line.

Regarding the limitation that the method comprises forming each of the memory cells to have a width approximately equal to a minimum photolithographic limit and being spaced apart by a distance approximately equal to the minimum photolithographic limit, it would have been an obvious matter of design choice to form the memory cells having a width approximately equal to a minimum photolithographic limit, since such a modification would have involved a mere change in the size of a component. A change in size is generally recognized as being within the level of ordinary skill in the art. In re Rose, 105 USPQ 237 (CCPA 1955). Furthermore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to change the size of the feature as there is no statement denoting the criticality of the width of the memory cells beyond the knowledge of one of ordinary skill in the art of reducing the semiconductor features' sizes.

"In the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a prima facie case of obviousness exists. In re Wertheim, 541 F.2d 257, 191 USPQ 90 (CCPA 1976); In re Woodruff, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir. 1990) (The prior art taught carbon monoxide concentrations of "about 1-5%" while the claim was limited to "more than 5%." The court held that "about 1-5%" allowed for concentrations slightly above 5% thus the ranges overlapped.)" (MPEP 2144.04)

Ikeda et al. discloses forming dielectric spacers 15 between each pair of memory cells and forming each contact between the respective dielectric spacers, and forming

Art Unit: 2814

the third conductive line through tapered holes extending through the dielectric material to the contacts.

Ikeda et al. further comprises disposing dielectric material on each of the plurality of memory cells.

4. Claims 20, 48, 49, and 53-60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ikeda et al. in view of Brickman et al. and Gonzalez et al. (U. S. Pat. 5,150,276).

Ikeda et al. discloses in figs. 9, and 26-32, a method for making a memory device that comprises providing a substrate having a first conductive line 13 therein; forming a plurality of memory cells; forming a second conductive line 29, the second conductive line 29 in electrical communication with one of the memory cells; and creating a third conductive line 33 in electrical communication with the first conductive line and the plurality of memory cells, wherein the third conductive line 33 is created for the well known and disclosed intended purpose of connecting the memory cells to other areas of the circuit.

Ikeda et al. discloses the claimed invention with the exception of forming the memory cells comprising an element programmable to multiple states of resistance, the first conductive line being a digit line, forming a contact plug in an opening in the dielectric layer, and forming a conductive line in a second conductive layer, the conductive line being in electrical communication with the contact plug..

Art Unit: 2814

Brickman et al. discloses a method for making a memory device that comprises providing a substrate having a first conductive line therein; forming a plurality of memory cells, each memory cell comprising an element programmable to multiple states of resistance, wherein the memory cell comprising an element programmable to multiple states of resistance is formed for the disclosed intended purpose of being used in different states by electrically altering the element when another element of the memory cell array is disabled or deactivated.

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the memory cell comprising an element programmable to multiple states of resistance is formed for the disclosed intended purpose of being used in different states by electrically altering the element when another element of the memory cell array is disabled or deactivated as shown by Brickman et al. in the invention of Ikeda et al..

Gonzalez et al. discloses in Fig. 15 and in cols. 5 to 9, a method of making a memory array, that includes forming a contact plug 175 in an insulating layer 40 wherein the memory cells are formed, forming a plurality of first conductive lines 130 disposed with one of the first conductive lines overlying and in electrical communication with a selected one of the memory cells; and forming a second conductive line 190 in a second conductive layer, the second conductive line 190 in electrical communication with the contact plug 175, wherein Gonzalez et al. further teaches that it is well known in the art the placing of the word lines and digit lines

Art Unit: 2814

beneath the capacitive layers (col. 2, ll. 3-21), and wherein a plurality of contact plugs are formed in the insulating layer between respective pair of memory cells, and conductive lines are formed in electrical communication with the contact plugs for the disclosed intended purpose of providing electrical communication between the contact plugs and the peripheral contacts of the cell array.

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to form a digit line in the substrate in a multilevel structure in order to interconnect various levels of the array and to form a contact plug and a conductive line in electrical communication with the contact plug in order to provide electrical communication between the contact plug, and therefore the memory cells, and the peripheral contacts of the cell array.

Ikeda et al. further discloses forming a first titanium silicide layer over the first conductive line.

Regarding the limitation that the method comprises forming each of the memory cells to have a width approximately equal to a minimum photolithographic limit and being spaced apart by a distance approximately equal to the minimum photolithographic limit, it would have been an obvious matter of design choice to form the memory cells having a width approximately equal to a minimum photolithographic limit, since such a modification would have involved a mere change in the size of a component. A change in size is generally recognized as being within the level of ordinary skill in the art. In re Rose, 105 USPQ 237 (CCPA 1955). Furthermore, it would

have been obvious to one of ordinary skill in the art at the time the invention was made to change the size of the feature as there is no statement denoting the criticality of the width of the memory cells beyond the knowledge of one of ordinary skill in the art of reducing the semiconductor features' sizes.

"In the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a prima facie case of obviousness exists. In re Wertheim, 541 F.2d 257, 191 USPQ 90 (CCPA 1976); In re Woodruff, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir. 1990) (The prior art taught carbon monoxide concentrations of "about 1-5%" while the claim was limited to "more than 5%." The court held that "about 1-5%" allowed for concentrations slightly above 5% thus the ranges overlapped.)" (MPEP 2144.04)

Ikeda et al. discloses forming dielectric spacers 15 between each pair of memory cells and forming each contact between the respective dielectric spacers, and forming the third conductive line through tapered holes extending through the dielectric material to the contacts.

Ikeda et al. further comprises disposing dielectric material on each of the plurality of memory cells.

#### Response to Arguments

- 5. Applicant's arguments with respect to claims 19, 20, 35, 36, 40-49 and 53-60 have been considered but are moot in view of the new ground(s) of rejection.
- 6. Regarding applicant's argument that claims 21, 39 and 52 are allowable as they were not addressed in the prior rejection it is noted that claim 21 was left to the discretion of the examiner to be withdrawn from consideration, and the examiner

Art Unit: 2814

withdrew it; claims 39 and 52 depend on withdrawn claims 37 and 50, therefore these claims were not elected; as noted by the applicant these claims refer to both species and were not found generic, therefore they were withdrawn from consideration.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ginette Peralta whose telephone number is (571)272-1713. The examiner can normally be reached on Monday to Friday 8:00 AM- 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571)272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

GP

Wael Fahmey SPE 2814